The detectability of delay flaws can be improved by testing CMOS IC's with a very low supply voltage --between 2 and 2.5 times the threshold voltage Vt of the transistors. A delqflaw is a defect that causes a local timing failure but the failure is not severe enough to cause malfunctioning. Delay flaws caused by degraded signals and gates with lower drive capability than expected are considered This paper investigates the voltage dependence of the effects of delay flaws and derives the test conditions for them.
INTRODUCTION Hao and McCluskey first showed in [l] that verylow-voltage (VLV) testing can detect flaws in CMOS IC's. VL V testing is a test method that operates a circuitunder-test (CUT) at reduced voltage and speed to detect functional (Boolean), timing, or IDDQ failures.
A flaw is an imperfection in an IC that causes early-life or intermittent failure. It does not make the flawed IC malfunction but degrades the performance, reduces the noise immunity, or increases the leakage current. Examples of flaws are resistive shorts and threshold voltage shifts [l] . We have shown in a previous paper that VLV testing is most effective in detecting flaws in CMOS IC's when the supply voltage is set between 2Vt and 2.5Vt, where Vt is the threshold voltage of a MOS transistor [2] . The threshold voltages of an NMOS transistor V, and that of a PMOS transistor Vtp are the same for most optimized technologies [3] [4] [5]. However, Vt should be the smaller of Vtn and VQ, if the threshold voltages of NMOS and PMOS transistors are different. The discussion in [2] was based on gate oxide shorts and metal shorts. Moreover, most results were measured through DC tests.
Timing failures occur when the delay of the manufactured component is different from the designed delay [6]. This paper considers the effectiveness of VLV testing in detecting timing failures. A circuit has a delay flaw (non-operational delay fault) if there is a timing failure but the circuit continues to work at the designed speed [6] [7] . Flaw coverage of a delay flaw is the range of the attribute of a flaw that can be detected by a test, such as the range of the resistance of a short that can be detected by a test [2] . We will first discuss the failure modes that cause timing failures and then analyze how VLV testing can help detect these timing failures.
A delay fault (operational delay fault) is a timing failure that makes a circuit fail to work at the designed speed but to be functional at a slower speed [6] [7] . There are several definitions for delay faults. We used the definition described above in this paper. Most studies on testing timing failures concentrate on the detection of delay faults. However, some timing failures that are embedded in short paths may not cause delay faults at normal operating conditions. Although delay flaws do not make the circuits malfunction at the normal operating condition, they may cause problems if the supply voltage changes during operations due to IR drops or simultaneous switching noise [SI. Other delay flaws, such as threshold voltage shifts, indicate reliability problems of CUTS. Therefore, delay flaws can cause early-life and intermittent failures and need to be detected. Table 1 lists the causes of timing failures and the possible testing techniques for detecting them. Although all these may be detected by delay fault testing, the success of detection depends on the significance of the excess delay in the defective circuit. VLV testing can enhance the significance of the excess delays for some of the listed causes and thus improve their detectability. We will discuss this table in depth in this paper. A degraded signal is a signal whose VIH is lower than the supply voltage or whose VIL is higher than the ground voltage level. A slow-to-rise (slow-to-jiall) signal has a longer rise (fall) time than designed. The timing failure modes can be degraded signals, slow-to-rise signals, slow-to-fall signals, or increased propagation delays. A gate driven by a degraded signal will have an increased delay. Because most timing failures can be either directly or indirectly caused by degraded signals or gates with lower driving strengths, we will focus on the delay flaws caused by these two failure modes. We first investigated the voltage dependence of the propagation delay of a CMOS inverter, Weakly-driven (WD) gates have no internal defects but their inputs are driven by degraded signals. Theoretical analysis shows that the delay ratio between a WD gate with a degraded signal at its input and a fault-free gate increases significantly when the supply voltage is reduced to between 2Vt and 2.5 V,. This conclusion is also valid for the case when the CUT has diminished driving capability. We verified this conclusion by investigating the delay flaws caused by transmission gate opens, threshold voltage shifts, and diminished-drive gates.
All simulations shown in this paper were based on MOSIS WP CMOS26B 0.8 pm technology and MOSIS HP CMOS14TB 0.6 pm technology. For the 0.8 pm technology, the normal operating voltage is 5V. For the 0.6 pm technology, the normal operating voltage is 3.3V. For submicron or deep-submicron technologies, the interconnect delay becomes more significant than it used to be [8] . Proper amount of interconnects were added in all simulations to avoid biasing the results. We used HSPlCE to perform all simulations. For all simulations, the same transistor parameters were used for all supply voltages. Burd compared the simulated results based on the same technique with the measured results [9] . The errors of delay measurements at low voltage were less than 12%. This paper is organized in the following way. Section 2 lists the causes of timing failures at the transistor level and discusses their failure modes. Section 3 shows the voltage dependence of the propagation delay of a CMOS gate and discusses how VLV testing can improve the detectability of delay flaws. Section 4 describes the effectiveness of VLV testing in detecting three types of delay flaws: transmission gate opens, threshold voltage shifts and diminished-drive gates. Section 5 concludes the paper. Via defects, stress voids, and electromigration can increase the resistance of an interconnect and thus cause longer RC delay along the interconnect [13] . The signal propagating in a higher-resistance interconnect may be slow-to-rise or slow-to-fall. Tunneling opens aIlow CUTs to be functional at low frequencies but fail at higher frequencies [14] . with tunneling opens can only be functional at very low frequencies (close to DC) [14] , they behave similarly to stuck-open faults. Thus, tunneling opens are gross delay faults and cannot cause delay flaws. We will focus on the first three items in Table 1 and 2 in this paper.
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VOLTAGE DEPENDENCE OF CMOS
PROPAGATION DELAY In this section, we show that VLV testing is most effective in detecting delay flaws when the supply voltage is around the value where the propagation delay of a circuit starts to change significantly as the supply voltage is reduced. Although VLV testing can detect more flaws as the supply voltage is reduced, the test time becomes much longer and noise margin reduces seriously if the supply voltage is further reduced to a small voltage [2] . Also, fault-free circuits should be still functional at the selected voltage. Hence, the supply voltage for VLV testing should be determined so that the improvement of the flaw coverage is significant but the test time will not be unreasonably long and fault-free circuits can still be functional.
Because of the nonlinear behavior during a transition, it is difficult to find a closed-form analytic solution for the propagation delay of a CMOS gate. Several authors provided equations to estimate the propagation delay of a CMOS gate [16] [17] . Equation 1, however, is a firstorder estimation of the relation between the propagation delay T d and the supply voltage of an inverter. This equation was also used in [18] . We used Equation 1 instead of others because it can show the relationship between the propagation delay of a CMOS gate and the operating supply voltage more directly. is 7V, for this technology. Figure 1 suggests that Equation 1 is a good approximation of the propagation delay of a CMOS gate. Figure 1 also shows that the propagation delay of a CMOS circuit increases monotonically as the supply voltage decreases from the normal operating voltage to V,. It also implies that the increment of the propagation delay at low voltage is much more significant than that at the normal voltage.
If the input signal of a CMOS inverter is decreased from vdd to V& I a, as shown in Fig , the propagation delay of the WD gate can be approximated by the propagation delay of the inverter operating at vdd 1 a multiplied by a. The delay ratio of a gate is the ratio between the delay of a faulty circuit and that of a fault-free circuit. The delay ratio of a WD gate is equivalent to the ratio between the delay of a fault-free circuit at Vdd / a and that of the same circuit at V d multiplied by a. In this case, the WD circuit is an inverter with a degraded signal at its input. Consequently, we can observe the voltage dependence of the propagation delay of a fault-free circuit to determine how the delay ratio of a CMOS gate changes at different voltages. This method can also be used for threshold voltage shifts. The derivation is straightforward . It can be found in the appendix of this paper. In this section, we focus on WD gates. The conclusion should also be valid for threshold voltage shifts. However, the voltage dependency of the delay ratio of a diminished-drive gate is more complicated. The slow-to-rise and slow-to-fall signals at the output of a diminished-drive gate complicate the delay prediction of the gate following the diminished-drive gate at different voltages. Thus, we will discuss the simulation results of diminished-drive gates directly in Sec. 4.
The changing rate of the propagation delay is the ratio of the propagation delays between two different voltages. If the propagation delay of a fault-free gate does not change much at some voltages, the delay ratio between a WT) gate and a fault-free gate will be insignificant. On the other hand, if the supply voltage is in the range where the propagation delay of a fault-free gate changes significantly, the difference will be larger. In this paper, we use the changing rate of the propagation delay of a CMOS gate to quantify how significantly the propagation delay changes at each voltage. The supply voltage for VLV testing for detecting delay flaws should be set in the region where the changing rate of the propagation delay is significant. In this region, a small change in the supply voltage can cause a large change in the propagation delay, Thus, the difference between the propagation delay of a WD gate and that of a fault-free gate is much more significant. Figure 3 shows the voltage dependence of the changing rate of the propagation delay of a CMOS gate. The changing rate of the propagation delay was measured as the ratio of the propagation delays between two voltages that differ by 0.2V. Similar to Fig. 1 , the supply voltage is scaled by the threshold voltage of an NMOS transistor. Figure 3 shows that the changing rate of the propagation delay remains almost unchanged when the supply voltage is higher than 4Vt. It starts increasing significantly when the supply voltage is reduced to about 2Vt to 2.5Vt, which is the same as the voltage range for VLV testing suggested in 121.
Tables 3 and 4 list the delay ratios between WD and fault-free gates at different voltages for the 0.8 pm and 0.6 pm technologies. The input of the WD gate was degraded by 0.7V for the 0.8 pm technology and by 0.6V for the 0.6 pm technology. Td (Vdd) was calculated by using Equation 1. Two (Vdd) was calculated by using . a is the ratio of a normal signal and a degraded signal. Based on the results, for both technologies, the delay ratios increase significantly when the supply voltage is in the range of 2Vt and 2.5Vt. Sec. 4, we will use more complicated circuits to verify the conclusion based on the results in Tables 3 and 4 An analysis similar to Tables 3 and 4 was done for threshold voltage shifts. The threshold voltage of an NMOS transistor was increased by 0.3V for the 0.6 pm technology in this analysis. a (ash in Equation A2 ) increases from 1.1 to 1.33 and the delay ratio increases from 1.27 to 4 when the supply voltage is reduced from 3.3V to 1.2V (2.03 Vtn). Although the increments of the delay ratios for threshold voltage shifts are smaller than the numbers shown in Tables 3 and 4, CUTS may have global threshold voltage shifts. Thus, the path delay ratios can still be significant if CUTS have global threshold voltage shifts.
It is important to point out that the supply voltage for VLV testing should be set in the region where the changing rate of the propagation delay, instead of the propagation delay itself, starts to increase significantly. Although CMOS devices will have severe degradation in the speed performance if Vdd < 4 K [19] , the changing rate of the propagation delay at 4 6 remains similar to that at the normal operating voltage. Moreover, if the supply voltage is set at the value where the changing rate of the propagation delay starts to increase significantly, we can keep the test time of VLV testing as short as possible and still improve the detectability of delay flaws. 
DELAY FLAWS
Transmission Gate
Opens 4.1.1 Simulation Setup. We used part of a multiplier which consists of 4 levels of carry-save adders to simulate transmission gate opens. We picked this circuit because it is nontrivial and is not so large that it cannot be simulated in HSPICE. Figure 4 shows two passtransistor logic implementations of a full adder cell. Figure 5 shows the interconnections of 12 full adder cells that form a 4-stage network. CSA11, CSA12, CSA13, CSA31, CSA32, and CSA33 use adder cell A. CSAO1, CSAO2, CSA03, CSA21, CSA22, and CSA23 use adder cell B.
There are five transmission gates in each full adder cell. Any transmission gate will have a degraded signal at its output if a transistor, either the NMOS or PMOS Transmission gate opens were injected one at a time in TI or T3 of the CSAll and CSA22 cells in Fig. 5 . The faults were injected into two different cells to show how the effectiveness of VLV testing changes due to different defect location. Table 5 lists the signal propagating path for each defect. The signal at node A of CSAOl was toggled in the appropriate direction to provoke the defect so that an excess delay can be observed at the selected output node of a WD CUT. All the inputs and outputs of the CUT were properly buffered by inverters. Tables 6, 7 , 8, and 9 list the gate and path delay ratios between a faulty circuit, which has a transistor open fault in one of its transmission gates, and a fault-free circuit for both technologies used in this paper. The gate delay ratio is the ratio between the delay of a WD gate and that of a fault-free gate. The path delay ratio is the ratio between the delay of a path that is one of the paths shown in Table 5 and contains a WD gate and that of the same path with no WD gates. The interconnect delays were included in the measurements. In these tables, the rows that list the results of the supply voltage range for VLV testing concluded in Sec. 3 are italicized. Some of the entries in Tables 8 and 9 are "s-o", which stands for "stuck-open". The gate delay measured in these simulations is the delay of the CSA cell that follows immediately the cell with transmission gate open fault. This is because the faulty cell will cause signal degradation at its output once the defect is provoked, which will cause an excess propagation delay in the following cell. The path delay is measured from the input A of the CSAOl cell to the output Cout of the CSA32 or CSA33 cell.
Simulation Results.
For the 0.8 pm technology, the results in Tables 6  and 7 show that, if there is a PMOS open fault in T1 (T3) of the CSA22 cell, the gate delay ratio between WD and fault-free circuits is 1.1 (1.4) and the path delay ratio is only 1.1 (1.2) at the normal operating voltage, 5V. If these gates are not in the critical path of the CUT, the fault is unlikely to be detected at the normal operating voltage. However, the gate and path delay ratios increase significantly at low voltage. At 1.5V, which is 2.1 1 V&, the path delay ratio increases to 1.7 when T1 has a PMOS open fault and to 2.2 when T3 has a PMOS 2V (2.81V,) . For example, when there is a PMOS open fault in T1 of the CSA22 cell, the path delay ratio only improves from 1.1 to 1.2 within this range. On the other hand, the path delay ratio improves more significantly when the supply voltage is further reduced to 1.5V (2.1 1 V , ). Turning to the 0.6 wm technology, the results in Tables 8 and 9 show that for all transmission gate opens in the CSAll and CSA22 cells, the WD gates become stuck-open when the supply voltage is reduced to 1.2V, which is 2.03 V,. By stuck open here, we mean the WD gate does not switch when it is supposed to, no matter how long we wait. For each simulation, we waited for at least 500ns after the input switched before measuring the voltage at the output node. All the fault-free gates switched within 14ns when the supply voltage was between 1.2V and 3.3V for this technology. The results of Tables 8 and 9 also show that the effects of the delay flaws are not very serious unless the supply voltage is low enough. The supply voltage for VLV testing should be as low as 2 6 to 2.5Vl to achieve reasonable improvement in the flaw coverage for delay flaws. If V , and /V,& are different, V, should be the smaller of them to ensure enough flaw coverage for flaws in both PMOS and NMOS transistors.
Although the defects presented in this section increase the quiescent current, the amount of increase depends on the sizes of the transistors that are connected to the outputs of a faulty transmission gate and the difference between the threshold voltages of an NMOS and a PMOS transistor. Therefore, these defects may not be detected by IDDQ testing.
Threshold Voltage Shifts
Threshold voltage shifts can be caused by process variations or hot carrier effects. Process variations can cause global threshold voltage shifts. On the other hand, hot electrons can cause global or local threshold voltage shifts. The discussions in this subsection concentrate on finding the appropriate supply voltage for VLV testing for detecting threshold voltage shifts.
If a transistor has a larger threshold voltage than expected, its transconductance is smaller. As a result, the transistor has lower driving capability and causes an excess delay during a transition. However, at the normal operating voltage the magnitude of the excess delay is insignificant if the threshold voltage is shifted by a small amount. By reducing the supply voltage, the degradation of the driving capability of a transistor becomes more significant and causes a longer delay. Additionally, threshold voltage shifts only degrade the speed performance of a CMOS gate. The static current of a faulty gate with threshold voltage shift does not increase.
A buffer chain with 6 inverters, as shown in Fig. 6 , was simulated to characterize the behavior of a circuit with threshold voltage shift. Only the 0.8 pm technology was used for the simulations in this section. This is because we used BSIMl (Berkeley Level 4; HSPICE Level 13) model for the HSPICE simulations of the 0.6pm technology. The threshold voltage of a transistor cannot be changed manually in this model. Both global and local threshold voltage shifts were investigated. VLV testing is more effective in detecting global threshold voltage shifts. Thus, we will investigate the supply voltage for VLV testing based on the simulation results of global threshold voltage shifts. We will then discuss the detectable range of local threshold voltage shifts at the proposed voltage.
Because [20] . Tables 10 and 11 show the simulation results. The last three columns in Tables 10 and 11 show the delay ratios. In this subsection, the delay ratio is the ratio between the propagation delay of a faulty circuit with threshold voltage shifts and that of a fault-free circuit. The delay measured in the simulations for global threshold voltage shifts is the propagation delay from the input of the second inverter to the output of the fifth inverter. In the same simulations, because the delay ratios of the rising and falling transitions are almost the same, only the delay ratio of the falling transition is shown in Table IO . For local threshold voltage shifts, the measured delay is the gate delay of the faulty circuit. Since only the rising transition at the input of the faulty gate can provoke the defect, the delay ratio of this transition is shown in Table 1 1. For a local threshold voltage shift, the slack of the path and the magnitude of the increased gate delay determine whether the defect can be detected by a delay test. Table 11 shows that the ratio between the gate delay of a faulty gate with threshold voltage shift and that of a fault-free gate increases significantly at low voltage. Based on the results in Table 1 1, at the normal operating voltage the delay ratios are only around 1.1 when the threshold voltage is shifted by 0.2V or 0.3V, which is undetectable. At lSV, which is 2.11Vtn or 1.67/VpI, the ratios increase to 1.72 when the threshold voltage is shifted by 0.3V. Although the detectability of local threshold voltage shifts depends on the slack of the path in which the faulty gate is embedded, the effects of the defects are more severe at low voltage. 
Diminished-Drive Gates
In order to provide enough drive strength for either long interconnects or large loading, some gates are designed to be parallelly connected and thus avoid using large components devices. Figure 7 shows an example. One of the two inverters (in gray) in the high-drive gate malfunctions and cannot pass any signals. Three simulations were done. Each has a 100 pm, 500 pm, or 1000 pm long interconnect between the output of the high-drive gate and the 8 NAND gates. All input and output nodes were properly buffered. The propagation delay was measured from VAO to Voutl, which are defined in Fig. 7 . The interconnect delay is 38% of the measured delay at the normal operating voltage for the 100 pm case, 53% for the 500 pm case, and 58% for the 1000 pm case. The signal was set up so that there was a rising transition at the output of the faulty gate. Because NMOS transistors have stronger driving strength than the PMOS transistors, the faulty effect was more significant when the PMOS transistor in the faulty gate drove the output of the faulty gate. Also, because the simulation results for the 0.8 pn technology and 0.6 prn technology are similar, only the results for the 0.6 pm technology are discussed in this paper. Table 12 shows the simulation results for the 0.6 pn technology. The delay ratio improves from 1.1 1 to 1.8 1 when the supply voltage is reduced from 3.3V (5.59Vd to 1.2V (2.O3Vh) when the wire length between the output of the high-drive gate and the inputs of the NAND gates is 1000 pm. The excess delay increases monotonically as the supply voltage is reduced.
Weak gates with smaller gate widths caused either by spot defects or process imperfections can also have diminished driving capability. The conclusion based on the simulations done in this subsection can also be generalized to the weak gates described above. Table 12 Delay ratio between faulty and fault-free high-
Supply Voltage for VLV Testing for Detecting Timing Failures
In summary, VLV testing can make delay flaws more detectable. It increases the significance of a gate delay fault and makes it more detectable even if the fault exists in a short path (non-critical path). Not only can VLV testing improve the detectability of the delay flaws discussed in this paper, but it should also be able to improve the detectability of other delay flaws that are caused by reduced signal levels.
Through extensive simulations, we justified that the supply voltage proposed in [2] for VLV testing is also valid when delay flaws are considered. The supply voltage for VLV testing should be in the range of 2Vt and 2 . 5 5 , where V, is the smaller of V , and / ?' *I . The delay flaws considered in this section are not guaranteed to be detected by current tests. Moreover, VLV testing works when the total leakage current is too big for IDDQ testing [2] . Low voltage technologies have lower threshold voltages to improve their performance [19]. Although a substrate back-biasing technique can be used to reduce the quiescent currents of these technologies [21] , it adds complexity in the development of technologies and circuit operations and thus increases the cost.
Test Speed for VLV Testing for Detecting Timing Failures
To achieve good flaw coverage for delay flaws, the test speed for VLV testing must be determined accurately. We have presented two methods for determining the test speed for VLV testing in a previous work [2]. Because interconnect delay may become more significant for deep submicron technologies, the test speed selection should not ignore the existence of interconnect delay. Also, as IC's become denser and more complicated, it is more difficult to predict the test speed at different voltages theoretically or by simulations. Thus, more characterization of CUTS at low voltage, such as Shmoo plots, is necessary to determine the test speed of VLV testing to ensure the test quality.
CONCLUSIONS
Most timing failures are due to degraded signals or transistors with lower driving capabilities. We discussed how VLV testing can improve the detectability of the timing failures caused by degraded signals or gates with lower driving capabilities. The supply voltage for VLV testing for detecting delay flaws should be set in the region where the changing rate of the propagation delay of a CMOS gate starts increasing significantly. For both technologies used in this paper, the changing rate of the propagation delay of a CMOS inverter starts increasing when the supply voltage is between 2V, and 2.5V,. We then simulated more complicated circuits to justify this statement, The flaws considered in this paper include transmission gate opens, threshold voltage shifts, and diminished-drive gates. The effects of delay flaws become significant when the supply voltage is set between 2Vt and 2.5VP This conclusion is the same as that in a previous study [2] .
The test speed for VLV testing needs to be selected carefully to ensure good test quality. For deep submicron technologies, interconnect delays may dominate and thus are no longer negligible. To find an Paper 13.3accurate test speed, more characterization on CUTS is needed.
Delay flaws can cause early-life and intermittent failures and are hard to detect at normal operating conditions. VLV testing provides an effective and lowcost option to detect these marginal timing problems. It can be applied even when the leakage current of a CUT is too big for IDDQ testing. It can also help reduce the need to do burn-in.
